|
|
PM8374A DualPHY 1G
2 Channel 933 Mbit/s - 1.25 Gbit/s Multi-Protocol SERDES
Documents
> Are you seeing all
your results?
If you are a PMC-Sierra Customer or Partner you may have permission to see additional results.
Please log in to display additional results. |
Features
GENERAL
- Two 933 Mbits/s to 1.25 Gbits/s IEEE
802.3-2000 Gigabit Ethernet and Fibre
Channel Physical Interfaces (FC-PI)
System Compliant Transceivers.
- Two secondary serial channels for
redundant system design.
- Integrated clock synthesis, clock recovery,
serializer/deserializer, built-in self-test,
8B/10B codec and IEEE 802.3-2000
Gigabit Ethernet Physical Coding Sublayer
(PCS) logic.
|
- Rate matching via IDLE character insertion
and deletion capable of compensating up to
±200 ppm of clock difference between
channels.
- Pin programmable or software configurable
operation using 2-pin IEEE 802.3
MDC/MDIO serial management interface.
- Supports pin-programmable hardware only
device configuration.
|
SERIAL INTERFACE
- High-speed outputs feature programmable
output current to optimize drive distance
and power - directly drives 50 . (100 .
differential) systems.
- Integrated 100 . differential resistive
termination for a smaller solution footprint,
easier layout and improved signal integrity.
|
- Direct AC coupled interface to copper serial
backplanes, optics and coaxial cable.
- Low threshold receive differential input
threshold.
|
PARALLEL INTERFACE
- Supports GMII and TBI (Ten-bit Interface)
standards.
- Single Data Rate (SDR) parallel interface
with synchronous receive clock (clock
forwarding).
- Half Rate Receive Clock Mode that
supports Dual Data Rate.
|
- Receive channel output clocks eliminate the
need for PLLs in interface ASICs
- 1.8 V and 2.5 V interoperable; 3.3 V
tolerant.
|
TEST FEATURES
- IEEE 1149.1 JTAG Boundary Scan support.
- Built-in self-test (BIST) via internal packet
generator/checker.
|
- Per-channel control of serial and parallel
loopbacks.
- 8B/10B error counters.
|
PHYSICAL
- Ultra-low power operation using 0.18 µm
CMOS technology.
- Thermally enhanced, 289-pin, 19 mm x 19 mm
Chip Array BGA package.
- 1.8 V core and analog power.
|
- I/O voltage configurable as 2.5 V or 1.8 V.
- Designed to operate over a wide temperature
range (-40 to +85 °C) and is suited for central
office and outside plant equipment.
|
Applications
- High-speed serial backplanes.
- IEEE 802.3-2000 Gigabit Ethernet dense line
cards.
- ANSI X3T11 Fibre Channel dense line cards.
|
- Link Aggregation.
- Intra-system and inter-system interconnect.
- Chassis Extender.
|
|
DualPHY 1G ASSP Telecom Standard Product Data Sheet [812 KB] PMC-2040227