Need More Information?

PM8316 TEMUX® 84
High Density 84 T1/63 E1 Framer

Documents

> Are you seeing all your results?
If you are a PMC-Sierra Customer or Partner you may have permission to see additional results.
Please log in to display additional results.

Version Issue Date

Product Brief

PDFTEMUX-84 High Density 84-Channel T1/E1/J1 Framer with Integrated VT/TU Mappers and M13 Muxs Short Form Data Sheet [59 kB] PMC-2001514 2001-08-03 

Reference Design

Locked Document, Log In RequiredPDFS/UNI-IMA-84/TEMUX-84 Development Kit [6.65 MB] PMC-2002050 2001-06-05 
Locked Document, Log In RequiredPDFOC-12 Line Card Reference Design [1.84 MB] PMC-2001170 2001-06-20 
Locked Document, Log In RequiredPDFS/UNI-IMA-84 TEMUX-84 Development Kit Software Manual [3.00 MB] PMC-2011317 2001-10-03 

Data Sheet

Locked Document, Log In RequiredPDFHIGH DENSITY T1/E1 FRAMER WITH INTEGRATED VT/TU MAPPER AND M13 MULTIPLEXER TELECOM STANDARD PRODUCT REGISTER DESCRIPTION [1.82 MB] PMC-2000034 2006-02-17 
Locked Document, Log In RequiredPDFHIGH DENSITY T1/E1 FRAMER WITH INTEGRATED VT/TU MAPPERS AND M13 MULTIPLEXERS TELECOM STANDARD PRODUCT DATA SHEET [1.45 MB] PMC-1991437 2006-01-23 

Application Note

Locked Document, Log In RequiredPDFConfiguring SBI Compatible Devices [551 KB] PMC-2020180 2007-11-20 
Locked Document, Log In RequiredPDFTEMUX 84 / 84E3 / 32 / TEMAP 84 PROGRAMMER'S GUIDE [799 KB] PMC-2010270 2006-06-01 
Locked Document, Log In RequiredPDFKnowledge Base Items for the PM8316 TEMUX 84 [1.12 MB] PMC-2020398 n/a  2005-11-21 
Locked Document, Log In RequiredPDFDifferences between PM8316 TEMUX 84 and PM8320 TEMUX 84E3 [159 KB] PMC-2022104 2003-12-11 
Locked Document, Log In RequiredPDFDesign Guidelines Applications Note for TEMUX 84/84E3 and TEMAP 84/28 [200 KB] PMC-2021792 2003-12-11 
Locked Document, Log In RequiredPDFTEMUX 84/84E3 / TEMAP 84 Programmer's Guide [795 KB] PMC-2010270 2003-10-10 
Locked Document, Log In RequiredPDFTEMUX-84 SBI FPGA for SLC-96 Applications [286 kB] PMC-2020593 2002-08-12 
Locked Document, Log In RequiredPDFUnderstanding Jitter Performance in Channelized DS3 ATM CES Applications [202 kB] PMC-2021043 2002-07-26 

Errata

Locked Document, Log In RequiredPDFTEMUX 84 Production Release Errata [226 KB] PMC-2020509 2006-02-17 
Locked Document, Log In RequiredPDFTEMUX-84/TEMAP-84 Device Driver Errata [367 kB] PMC-2021018 2002-11-01 
Locked Document, Log In RequiredPDFOC-12 Line Card Reference Design Errata [139 kB] PMC-2020615 2002-05-14 
Locked Document, Log In RequiredPDFS/UNI-IMA-84/TEMUX-84 Development Kit Errata [126 kB] PMC-2020616 2002-05-14 

Software Documentation

Locked Document, Log In RequiredPDFHIGH DENSITY T1/E1 FRAMER WITH INTEGRATED VT/TU MAPPER AND M13 MULTIPLEXER TELECOM STANDARD PRODUCT REGISTER DESCRIPTION [1.82 MB] PMC-2000034 2006-02-17 
Locked Document, Log In RequiredPDFTEMUX-84/TEMAP-84 Device Driver Manual [1.58 MB] PMC-2010624 2003-03-26 

Software

Locked Document, Log In RequiredPDFPM8316 TEMUX-84/PM5366 TEMAP-84 Device Driver [390 kB] PMC-2011028 Rel 1.1  2003-04-01 

White Papers

Locked Document, Log In RequiredPDFEvolving Efficient Interconnects for High Density LIUs [143 KB] PMC-2040598 2004-06-09 

Models

Locked Document, Log In RequiredPDFTEMUX-84 [51 kB] 1.08  2003-01-06 

Technical Overview

Locked Document, Log In RequiredPDFTechnical Overview of the High Density 84 T1/63 E1 Framer With Integrated VT/TU Mappers and M13 Multiplexers Telecom Standard Product [388 kB] PMC-2001716 2002-07-31 

BSDL Files

Text / Binary FileBOUNDARY SCAN DESCRIPTION LANGUAGE (BSDL) SOURCE CODE FOR THE PM8316 TEMUX-84 REV. C DEVICE [36 kB] PMC-2020268 2002-02-19 

Symbols/Footprints

  Version Issue Date
Locked Document, Log In RequiredZipped FilePMC-2050859 PM8316 TEMUX? 84 324 PBGA CAD Symbols and Footprints [233 KB]32005-07-20

Features

The PM8316 TEMUX 84 is a 155 Mbit/s multi-channel T1/E1 Framer with integrated VT/TU Mappers and M13 Multiplexers.

  • This monolithic device integrates:
    • 84 T1 framers
    • 63 E1 framers
    • Three SONET/SDH VT1.5/VT2/TU11/TU12 bit asynchronous or byte synchronous mappers
    • Three full featured M13 multiplexers with DS3 framers
    • Three SONET/SDH DS3 mappers for terminating DS3 multiplexed T1 streams, SONET/SDH mapped T1 streams or SONET/SDH mapped E1 streams
  • Each SPE/STS-1 can be independently programmed for various T1, E1 or DS3 modes of operation.
  • Supports wide range of T1, E1 and J1 framing formats.
  • Supports M23 and C-bit parity DS3 formats.
  • Stand-alone unchannelized E3 framer mode (ITU-T Rec. G.751 or G.832) for access to the entire E3 payload.
  • Flexible line side and system side interface support :
    • Provides a 19.44 or 77.76 MHz SONET/SDH Add/Drop Telecom bus interface for seamless connection with PMC's SONET/SDH devices.
    • Supports a byte serial Scaleable Bandwidth Interconnect (SBI) bus interface at either 19.44 MHz or 77.76 MHz for high density system side device interconnection to PMC's link layer products.
    • Supports 8 Mbit/s H-MVIP on the system interface for all T1 or E1 links, a separate 8 Mbit/s H-MVIP system interface for all T1 or E1 CAS channels and a separate 8 Mbit/s H-MVIP system interface for all T1 or E1 CCS and V5.1/V5.2 channels.
    • Support for transparent virtual tributaries when SBI interface is used with SONET/SDH mapper.
    • Supports insertion and extraction of arbitrary rate (eg. fractional DS3) data streams to/from the SBI bus interface.
  • Provides jitter attenuation in the T1/E1 tributary receive and transmit directions.
  • Provides three independent de-jittered T1 or E1 recovered clocks for system timing and redundancy.
  • Provides per link diagnostic and line loopbacks.
  • Provides PRBS generators and detectors at DS3 and E3 rates and on each tributary for error testing at T1, E1 and NxDS0 rates as recommended in ITU-T O.151, 0.152.
  • Feature-rich functional software drivers available with device.
  • Provides a generic 8-bit microprocessor bus interface for configuration, control and status monitoring.
  • Provides a standard 5 signal P1149.1 JTAG test port for boundary scan board test purposes.

VOLTAGE

  • Low power 1.8 V/3.3 V CMOS technology. All pins are 5 V tolerant.

PACKAGE

  • 324-pin fine pitch PBGA package (23 mm x 23 mm).
  • Supports industrial temperature range (-40 °C to 85 °C) operation.

Applications

  • High density T1/E1 interfaces for multiplexers, multi-service switches, routers and digital modems.
  • Channelized and Unchannelized DS3 Frame Relay Interfaces.
  • Optical Access Equipment
  • SONET/SDH Add Drop and Terminal Multiplexers.
  • M13 Multiplexer/Demultiplexer Equipment.
  • Digital Access Cross-Connect Systems
 
 
This site's design is only visible in a graphical browser that supports web standards,
but its content is accessible to any browser or Internet device.