Need More Information?

PM5364 TUPP™ 2488
SONET/SDH Tributary Unit Payload Processor

Documents

> Are you seeing all your results?
If you are a PMC-Sierra Customer or Partner you may have permission to see additional results.
Please log in to display additional results.

Version Issue Date

Product Brief

PDFPM5364 TUPP 2488 SONET/SDH Tributary Unit Payload Processor for 2488.32 Mbit/s Short Form Data Sheet [68 KB] PMC-2012695 2004-08-17 

Data Sheet

Locked Document, Log In RequiredPDFTUPP 2488 ASSP Telecom Standard Product Data Sheet [1.63 MB] PMC-2011334 2004-08-13 
Locked Document, Log In RequiredPDFTUPP 2488 ASSP Data Sheet Register Descriptions [1.59 MB] PMC-2020188 2004-08-13 

Application Note

Locked Document, Log In RequiredPDFOptimizing Pre-emphasis and Receive Equalization for Backplanes [493 kB] PMC-2021098 2002-10-31 
Locked Document, Log In RequiredPDFTUPP 2488 Hardware Design Guidelines [150 KB] PMC-2020238 2004-07-26 
Locked Document, Log In RequiredPDFTUPP 2488 Configuration Guide [264 KB] PMC-2020239 2004-07-12 
Locked Document, Log In RequiredPDFSONET/SDH Bit Error Threshold Monitoring [192 KB] PMC-1950820 2003-10-15 
Locked Document, Log In RequiredPDFKnowledge Base Items for the PM5364 TUPP-2488 [705 kB] PMC-2020340   2003-10-06 
Locked Document, Log In RequiredPDFMeeting ETSI EN 300 417-1-1 and 4-1 Requirements With the TUPP-2488 and NSE-20G [326 kB] PMC-2021687 2002-10-11 
Locked Document, Log In RequiredPDFMeeting ANSI T1.105 Requirements With the TUPP-2488 and NSE-20G [189 kB] PMC-2021686 2002-09-30 
Locked Document, Log In RequiredPDFMeeting GR-1400-Core Requirements With the TUPP-2488 and NSE-20G [318 kB] PMC-2021562 2002-09-18 
Locked Document, Log In RequiredPDFMeeting GR-253-Core Requirements With the TUPP-2488 and NSE-20G [362 kB] PMC-2021538 2002-09-18 
Locked Document, Log In RequiredPDFMeeting ITU-T G.783 Requirements With the TUPP-2488 and NSE-20G [285 kB] PMC-2021602 2002-09-18 
Locked Document, Log In RequiredPDFDifferences between TUPP-2488, TUPP-PLUS-622 and TUPP-PLUS [380 kB] PMC-2012551 2002-05-14 
Locked Document, Log In RequiredPDFNSE-20G Programmers Guide [378 kB] PMC-2011554 2001-10-11 

Errata

Locked Document, Log In RequiredPDFTUPP 2488 Revision B Device Errata [105 KB] PMC-2040515 2004-07-21 

Software Documentation

Locked Document, Log In RequiredPDFTUPP 2488 ASSP Data Sheet Register Descriptions [1.59 MB] PMC-2020188 2004-08-13 

Models

Locked Document, Log In RequiredPDFINPUT OUTPUT BUFFER INFORMATION SPECIFICATION (IBIS) MODEL FOR THE PM5364 TUPP-2488 [41 kB] PMC-2021622 2002-12-05 

Technical Overview

Locked Document, Log In RequiredPDFRASIO 3G for SONET/SDH Backplanes Technology Brief [64 kB] PMC-2030933 2003-05-29 
Locked Document, Log In RequiredPDFTUPP 2488 Technical Overview [325 kB] PMC-2022183 2003-05-15 

Features

  • Configurable, multi-channel, payload processor for aligning SONET virtual tributaries (VTs) or SDH tributary units (TUs) in an STS-48/STM-16 or four STS-12/STM-4 byte serial data streams.
  • Integrates 4 x STS-12/STM-4 VT level payload processors, 2 x ingress and egress STS-1/STM-0 granular time slot interchanges, 8 x ingress and egress STS-12/STM-4 VT level time switches, and an STS-192/STM-64 VT level space switch (cross bar).
  • Integrated crossbar allows for hair-pinning and OC-48 Add Drop Mux (ADM) functionality.
  • Can be set up to operate in one of four applications:
    • Hair-pinning (from line ingress to line egress).
    • OC-48 ADM with internal crossbar.
    • NxOC-48 ADM with external crossbar (internal crossbar is bypassed).
    • Payload Processing Only Configuration.
  • On the line side, provides a 4 x 8-bit or 32-bit 77.76 MHz parallel TelcomBus interface as well as redundant working and protect ingress and egress Serial CML links. Links are configurable as:
    • 4 x STS-12/STM-4 622.08 MHz SONET/SDH framed interfaces.
    • 4 x STS-12/STM-4 777.6 MHz 8B/10B encoded TelecomBus interfaces.
    • 1 x STS-48/STM-16 2.488 GHz SONET/SDH framed interface. This is tied to one link and the other three links are unused.
  • On the system side, provides redundant working and protect ingress and egress serial CML links. Links are configurable as:
    • 8 x STS-12/STM-4 622.08 MHz SONET/SDH framed interfaces.
    • 8 x STS-12/STM-4 777.6 MHz 8B/10B encoded Telecom Bus interfaces.
  • Independently configurable line and system inteface rates.
  • Provides optional PRBS generation and monitoring features for CML off-line link verification.
  • Supports contiguously concatenated payloads (STS-3c, STS-12c/AU-4-4c, STS-48c/AU-4-16c).
  • On the ingress path, provides optional SDH payload conversion of:
    • AU3/VC3/C3 to an AU4/VC4/TUG3/TU3/VC3/C3.
    • AU3/VC3/TUG2 to AU4/VC4/TUG3/TUG2.
    • AU4/VC4/TUG3/TU3/VC3/C3 to AU3/VC3/C3.
    • AU4/VC4/TUG3/TUG2 to AU3/VC3/TUG2.
  • On the egress path, provides optional SDH payload conversion of an AU3/VC3/C3 to an AU4/VC4/TUG3/TU3/VC3/C3.
  • Supports any legal mix of VT1.5, VT2, VT3, VT6, TU11, TU12, TU2, or TU3 tributaries. Each VT group or TUG2 can be configured to carry one of four tributary types. TUG2s can be multiplexed into VC3s or TUG3s. Each TUG3 can also be configured to carry a single TU3.
  • Supports 16-byte or 64-byte format tributary path trace messages (tributary trail trace identifiers).
  • BIP error performance is monitored using Errored Seconds (ES) and Severely Errored Second (SES) counts and thresholds using programmable time windows.
  • Errored Seconds (ES) and Severely Errored Second (SES) thresholding can be used to trigger degrade and fail indications which can optionally generate interrupts.
  • Supports High Order path termination for any legal mix of STS-1/AU-3, STS-3c/AU-4, STS-12c/AU-4-4c, and STS-48c/AU-4-16c.
  • Provides dedicated interfaces to optionally extract the entire high/low order path overhead from the ingress data for external processing and provides a dedicated interface to optionally insert the high order path overhead into the egress data stream.
  • Provides a standard 5 signal IEEE 1149.1 JTAG test port for boundary scan test purposes.
  • Implemented in 1.2 V core and 2.5/3.3 V I/O 0.13µm CMOS technology. I/Os are either 2.5 V or configurable as either 2.5 V or 3.3 V.
  • 580-ball UBGA package (35 mm x 35 mm).

Applications

  • SONET/SDH Add-Drop Multiplexer (ADM).
  • SONET/SDH Digital Cross-Connect (DCC).
  • Multi-Service Provisioning Platforms (MSPP).
  • Multi-Service ADM (MS-ADM).
  • Multi-Service Switch.
  • Optical Access Mux.
  • Terminal Multiplexers.
 
 
This site's design is only visible in a graphical browser that supports web standards,
but its content is accessible to any browser or Internet device.