Need More Information?

PAS6211 GPON
Optical Network Terminal SOC

Documents

> Are you seeing all your results?
If you are a PMC-Sierra Customer or Partner you may have permission to see additional results.
Please log in to display additional results.

Version Issue Date

Product Brief

PDFPAS6211 GPON Optical Network Terminal SOC Product Brief [175 KB] PMC-2061019 2006-04-21 
PDFPAS65311 GPON ONT Reference Design Product Brief [146 KB] PMC-2070462 2007-03-27 

White Papers

PDFThe Importance of Dynamic Bandwidth Allocation in GPON Networks [487 KB] PMC-2072146 2008-01-18 
Locked Document, Log In RequiredPDFGPON Technology and Market Overview Backgrounder [314 KB] PMC-2060954 2006-05-03 
Locked Document, Log In RequiredPDFEthernet in the First Mile: New Ethernet Capabilities Enable Low-cost Triple-Play Services [259 KB] PMC-2060952 2006-05-03 

Features

GENERAL DESCRIPTIONw

Powered by the GigaPASS architecture, the GPON PAS6211 System On a Chip (SOC) implements an FSAN-compliant ITU-T G.984 solution with guaranteed 2.5 Gbit/s downstream, 1.25 Gbit/s upstream line-rate operation. The device includes a GPON MAC, a packet processor, and an ARM9 processor for voice application hosting and ONT management. A complete ONT software suite compatible with multiple operating systems is provided along with development tools to allow extensions to the base software for application flexibility.

PRODUCT BENEFITS

  • Full FSAN ITU-T G.984 GPON ONT functionality on highly-integrated SOC
  • AES-128 decryption and FEC with GEM encapsulation for efficient, reliable transport of Ethernet packets
  • Integrated SERDES/CDR for 2.5/1.25 Gbit/s GPON transceiver interface
  • Sustained throughput of up to 1 Gbit/s upstream and downstream at 10/100/1000 UNI interface
  • Advanced packet processing engine for flexible traffic mapping of GEM Port-IDs to CoS T-CONTs
  • Multiple filtering modes, VLAN processing options, and priority classifiers for powerful traffic management with multiple SLAs
  • Multicast flow handling using IGMP and MLD supporting IPv4 and IPv6 for IPTV and broadband subscriber services
  • Integrated ARM9 processor for control plane operations
  • Native TDM support with TDM over GEM
  • Open software development platform with support for Linux and VxWorks
  • Full ONU software development package including management software, ITU-T G.984.4 MIBs, PLOAM, and OMCI to reduce development time
  • Host processor for support of SIP stacks, call processing, and VOIP application software
  • Support of T1/E1 over PWE3 for business applications
  • Triple Play solution with powerful Ethernet engine, VOIP protocol processor, and flexible Port-ID mapping based on 802.1p, 802.1q

FEATURES

  • 2.5/1.25 Gbit/s full line-rate operation
  • Support for both T-CONT modes: Single T-CONT or up to six T-CONTS (Alloc-IDs)
  • Flexible mapping of traffic from multiple sources to six CoS T-CONTS to support FSAN service model
  • Up to 128 Port-IDs with flexible mapping to Alloc-IDs
  • 10/100/1000 GMII UNI port with dual set of multiplexed pins to support glueless connection to MOCA and Ethernet PHY
  • Gigabit UNI port to support Burst Rate and Sustained Rate of up to 1 Gbit/s
  • Powerful ARM9 processor with complete set of device drivers for hosting up to eight voice channel SIP stacks and call control applications for DSPs with VLYNQ or HPI interfaces
  • Integrated SERDES and CDR for loop timing support
  • Internal SDRAM that meets requirements of most traffic models with no external packet buffer
  • Optional external buffer support for deep queues
  • Eight priority queues with flexible mapping to control traffic flows
  • Multiple classification and filtering options including VLAN manipulation, QoS, 802.1p/q, IGMP, MLD, Ethertype, DSCP
  • 128-bit AES downstream decryption
  • Upstream and downstream FEC
  • Two DS1 channels for TDM over GEM support
  • 802.1x authentication engine
  • Comprehensive software management package
  • 802.1D Bridging: 128 port local address table with aging for isolation of home traffic from network

INTERFACES

  • G.984 PON port operating at 2.5/1.25Gbps with integrated SERDES
  • GMII/MII supporting auto-sense, master/slave mode, full/half duplex options
  • Two UART ports for debug and external control interfaces
  • EEPROM for boot and configuration parameters
  • 32-bit memory controller for FLASH, SDRAM, SRAM access
  • T1/E1 Framer through TDM over GEM
  • External DSP device for VoIP
  • MDIO Interface to ARM9 to provide control path for external devices
  • Embedded memory controller to support external packet buffer for high-rate burst traffic
  • Auxiliary MII port for connecting PWE3 or standalone VoIP ICs
  • LED and GPIO lines for signaling and event generation
  • I2C SFP interface port
 
 
This site's design is only visible in a graphical browser that supports web standards,
but its content is accessible to any browser or Internet device.